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Abstract 
This project was focused on designing and producing a bi-directional RF data link.  It 
shall be compatible with a RS-232 serial interface and should also implement the IEEE 
802.15.4 standard for wireless communications. The goal of this design is to provide a 
proof of concept for future wireless applications designed by Attero Tech.  
 
The 802.15.4 standard was chosen to satisfy the requirement of a low power application 
while maintaining a moderate data rate (250kbps).  
 
RF Wireless Interface 
5 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Section I: Detailed Description of Selected Conceptual Design
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Figure 1:  A Screenshot of the PCB layout and picture of the finished PCB 
 
In this section, we will cover each component within the design while elaborating upon 
the purpose of the components to the design.  This will provide the reader with a solid 
background into the components of this design, while providing a deeper understanding 
of our design goals. 
 
Microcontroller – Freescale Semiconductor MC13213 
 
   
Figure 2:  A Screenshot of the PCB layout and picture of the finished PCB with the 
Freescale MC13213 chip indicated 
 
The microcontroller that we chose for our design was the Freescale MC13213.  The 71 
pin IC includes both a microprocessor and an RF transceiver used for doing the 802.15.4 
communications. 
 
The MC13213 contains 60 KB of internal flash memory and 2 KB of RAM.  The 
microcontroller design is based upon Motorola’s HCS08.  The microcontroller itself is 
internally connected to the RF Transceiver through a dedicated serial peripheral interface.  
Additionally, the IC is specifically compatible with the IEEE 802.15.4 standard.  The 
transceiver operates in the 2.4 GHz ISM band and supports an integrated 
transmit/receiver switch.   
 
Our selection of other components relied mainly upon compatibility of this System in a 
Package (SiP).  It should be noted that each component on our board was selected to be 
compatible with the Freescale MC13213 chip, as our entire design revolves around its 
presence. 
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EEPROM 
 
   
Figure 3:  A Screenshot of the PCB layout and picture of the finished PCB with the 
EEPROM indicated 
 
Our design also features 512K of Electrically Erasable Programmable Read-Only 
Memory (EEPROM), which provides additional storage for software that interacts with 
the MC13213.  This memory essentially acts as overflow memory that is used when more 
than the 60K of internal flash memory within the MC13213 is needed. 
 
The EEPROM is interfaced to the MC13213 using 4 of its pins.  These are: 
 
• Chip Select (CS) 
• Serial Data Input (SI) 
• Serial Data Output (SO) 
• Serial Clock (SCK) 
 
Our test applications do not require the extra EEPROM, however it is still included in our 
design for future test applications (to be written by Attero Tech), in case that they may 
exceed the internal 60 K.  
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RS232 Interface – MAXIM Semiconductor MAX3318ECDBR 
 
   
Figure 4:  A Screenshot of the PCB layout and picture of the finished PCB with the 
RS232 Interfacing Circuit indicated 
 
In our design, the RS232 interface was used as the data connection to outside applications 
at the request of Attero Tech.  The RS232 interface was chosen by Attero for its 
compatibility with future designs.  In a future application by Attero, the RS232 can be 
easily interfaced to send data to and from an integrated host device using our wire 
replacement solution. 
 
The RS232 connection is interfaced through the following pins: 
 
• MCU Port A bit 0/Keyboard Input bit 0 (PTA0/KBO0) 
• MCU Port A bit 1/Keyboard Input bit 1 (PTA1/KBO1) 
• MCU Port E bit 0/SCI1 TX data out (PTE0/TxO1) 
• MCU Port E bit 1/SCI1 RX data in (PTE1/RxO1) 
 
 
Background Debug Module 
 
   
Figure 5:  A Screenshot of the PCB layout and picture of the finished PCB with the 
BDM Pins indicated 
 
To program the MC13213’s internal flash memory with our test applications from an 
external source, an interface is necessary.  In our case, our board has an on-board 6-pin 
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connection that interfaces with an external USB device (called the Background Debug 
Module, or BDM), which interfaces directly with the computer, running code-warrior. 
 
The connections of the 6-pin BDM interface include: 
 
Pin 
Number 
Description 
1 PTG0 / BKGD / MS – (Port G bit 0/Background/Mode Select) 
2 Ground 
3 No Connection 
4 CLK0 / Reset 
5 No Connection 
6 VCC 
  
Note that pins 3 and 5 are not used electronically, but are required to meet the 6 pin form 
factor of the BDM module. 
 
User Interface 
 
   
Figure 6:  A Screenshot of the PCB layout and picture of the finished PCB with the 
User Interface Components indicated 
 
 
 
 
 
Figure 7:  A Screenshot of the Silkscreen for the Switch and Diode UI Components 
 
 
Our design incorporates five push buttons, as well as five LEDs.  The first four push 
buttons (S1 – S4) are used for interacting with the program on the chip, and button S5 is 
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used to reset the unit.  LED D1 is used to show that the board is receiving power, and 
LEDs D2 – D5 are used to keep the user informed of the state of the boards. 
 
As a particular example, in one of the range test applications that we use to test the 
boards, pushing one of the buttons in the board switches the board to operate on a 
specific pre-defined frequency of communications. 
 
The switches and LEDs interface with these specific ports on the MC13213: 
 
• MCU Reset (RESET) – SW5 
• MCU Port A bit 5 (PTA5/KBD5) – SW4 
• MCU Port A bit 4 (PTA4/KBD4) – SW3 
• MCU Port A bit 3 (PTA3/KBD3) – SW2 
• MCU Port A bit 2 (PTA2/KBD2) – SW1 
• MCU Port C bit 4 (PTC4) – LED5 
• MCU Port D bit 7 (PTD7) – LED4 
• MCU Port D bit 6 (PTD6) – LED3 
• MCU Port D bit 5 (PTD5) – LED2 
• MCU Port D bit 4 (PTD4) – LED1 
 
Crystal 
 
   
Figure 8:  A Screenshot of the PCB layout and picture of the finished PCB with the 
crystal indicated 
 
In order for our design’s hardware to be fully 802.15.4 compliant, it was necessary to 
choose a crystal that would be specified to be within a +/- 40 ppm accuracy.  This meant 
that it was vital for the board’s receptions and transmissions to be no more than 80 ppm 
apart from each other.  The timing of this was entirely dependant on the selection of the 
crystal, as the frequency tolerance is the primary factor for crystals in meeting the 
802.15.4 accepted standard. 
 
Aside from the 802.15.4 standard, the Freescale MC13213 requires that a 16 MHz crystal 
with a <9 pf load capacitance is used.  The rest of the crystal requirements of 802.15.4 are 
found in figure 9 on the following page. 
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Figure 9:  A complete table of crystal considerations that was provided by 
Freescale2 
 
Based upon this information, we chose ECS Model ECS-160-20-5PXDN-TR.  This 
crystal was physically larger than the other crystals that we considered, and also required 
a larger loading capacitance. 
 
Power Network 
 
   
Figure 10:  A Screenshot of the PCB layout and picture of the finished PCB with the 
Power Network indicated 
 
The design on the PCB network was cost-minimized to Attero Tech’s needs.  The power 
network includes a power connector for an AC adapter (U11), Voltage Regulator (U8), as 
well as a series of capacitors, used to reduce noise coming from the ground plane.  
Diodes are used to protect our design against reverse polarity protection.  A polyswitch, 
or fuse (RS1), is also used to ensure that a short circuit in our design would not pull too 
much current from the battery.  The voltage regulator is used to maintain a constant DC 
voltage of 3.3 volts, and can be measured as VOUT.  0 Ohm resistors are used for testing 
purposes, to learn how much power is being consumed by each network.  VRF 
corresponds to the voltage to the RF network, and VUART corresponds to the voltage 
used by the UART.  The circuit design can be found in figure 11, on the following page. 
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Additionally, a set of 3 jumper pins were installed to act as a switch.  The three jumper 
settings that correspond to the different powered states of our design are shown in the 
table below: 
 
Jumper State Power State 
No Jumpers Installed Board is “off” 
Jumper installed between pins 1 and 2 Board is configured for AC Adapter 
Powering  
Jumper installed between pins 2 and 3 Board is configured for power from a 
battery connector (mounted on the back of 
our boards) 
  
To avoid confusion, Pin 3 is labeled “Batt” in silkscreen on the board to denote that if the 
jumper is installed on pins 2 and 3, the board is configured for battery power. 
 
Figure 11:  The Schematic of the Cost-Reduced Power network 
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Antenna & RF Network 
 
   
Figure 12:  A Screenshot of the PCB layout and picture of the finished PCB with the 
Antenna and RF Network indicated 
 
The Antenna and RF Network consist of the hardware used to interface between the 
MC13213 and the other board, actually making the communications wireless. 
 
The antenna is the actual device that converts the electric signal into electromagnetic 
waves, making the wireless communications possible.  In our design, since the board can 
be used as a general transmitting or receiving device, the antenna is able to both send and 
receive data.  This is done through the use of a double pole, single throw switch (U8) that 
switches between two sub-circuits that receive and transmit.  The switch’s control is 
connected to the MC13213 directly, giving the software on the chip complete control as 
to which circuit (receive or transmit) is being accessed.  A detailed schematic of the final 
RF network can be seen below, in figure 13. 
 
 
Figure 13:  A schematic of the finalized RF Network 
 
The baluns are devices that convert between balanced and unbalanced electrical circuits.  
It performs this action in our circuit, acting as a simple transmission line transformer. 
 
While not shown in the Schematic above (in figure 13), the antenna is connected to the 
“top” of capacitor C19 (i.e. – the side of C19 that is not grounded).  This is where the 
electrical current of the circuit is actually converted to electromagnetic waves.  The other 
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end of the antenna is connected to the ground plane.  This is illustrated in figure 14, 
where the top half of C19 is connected to the purple cross in the figure. 
 
 
Figure 14:  The PCB antenna, with its connection to C19 and the ground plane. 1 
 
The antenna and RF network are interfaced to the MC13213 using the following ports of 
the MC13213: 
 
• RF output negative (PAO_M) 
• RF output positive (PAO_P) 
• RF input negative (RFIN_M) 
• RF input positive (RFIN_P) 
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Programming 
 
To ensure full 802.15.4 compatibility, the software was written with Freescale’s BeeKit 
software.  The BeeKit software from Freescale provided us with a number of libraries, 
wireless applications, and application templates that help with rapid development of fully 
802.15.4 compliant applications.  The BeeKit aided us by providing us static, boiler-plate 
starter code, and acted as an extension to the embedded software IDE Code Warrior.  
This helped save us the hardships of developing software from scratch, and learning the 
idiosyncrasies of the Freescale SMAC API. 
 
The BeeKit was used to generate the static code by giving the software a set of 
parameters (such as speed, interfacing, etc.) from which it was able to generate a 
CodeWarrior project.  The project was opened in CodeWarrior where it was compiled 
and built. 
 
CodeWarrior was then used to download the code using the Background Debugging 
Module (interfaced through the 6 BDM pins on our boards) to the internal flash memory 
on the MC13213 chip of our boards.  To maximize design reuse, if the project were to 
ever exceed the size of the internal flash memory of our MC13213 chips, we included 
additional memory by including the EEPROM (The EEPROM was covered earlier in this 
report.  Please refer to the EEPROM section for more details on the EEPROM). 
 
Once the application was downloaded properly to the board, the BDM may be used in 
conjunction with CodeWarrior to provide live debugging of the software and the circuit.  
By using our boards in conjunction with the BDM and the CodeWarrior IDE, future 
hardware developers at Attero Tech will be provided comprehensive low-level access to 
debugging future derivatives of our design.  This ability is vital for embedded system 
developers, and should ensure that our design will be easy to implement in a series of 
future hardware applications. 
 
RF Wireless Interface 
16 
Bill of Materials: 
 
After our design was accepted by Attero Tech, a Bill of Materials was assembled.  This 
Bill of Materials (also known as a BoM) includes a comprehensive list of the components 
found.   
 
QTY REF-DES MFG #1 DESCRIPTION 
2 U4-5   
Ceramic Microwave Filters 2400MHz 50 OHM 
BALUN 
1 U13   HOLDER BATT 2-AA CELLS PC MOUNT 
2 C14 C19 MURATA CAP CER 1.8PF 50V C0G 0402 
1 C23 PANASONIC CAP, 10UF, 10%, 6.3V, 0805, X5R 
4 C15-18 MURATA CAP CER 10PF 50V 5% C0G 0402 
2 C20-21 PANASONIC CAP, 18PF, 50V, 0603, 5% 
5 
C4 C26-27 C29-
30 PANASONIC CAP, 1UF,  25V, 10%, 0805 
1 C13 MURATA CAP CERAMIC 1PF 50V C0G 0402 
1 C28 PANASONIC CAP, 3.3UF,10V, 10%, 1206 
1 C22 PANASONIC CAP, 0.01UF, 50V, 10%, 0603 
11 C1-3 C5-11 C31 PANASONIC CAP .1UF, 25V, 10%, 0603 
4 D6-8 D10 FAIRCHILD DIODE SCHOTTKY 0.5A 20V SOD-123 
1 D1 PANASONIC LED, SMT 3216, GREEN 
4 D2-5 PANASONIC LED, SMT, 3216, RED, 2.8V 
1 U3   512K EEPROM 
22 TP1-22     
1 J11   CONN POWER JACK 2.1MM 
1 J1 AMP CON DB-9 RA 
1 J5 SAMTEC HEADER, 1X3, 0.1 THRU 
1 J3   HEADER, 2X3, .1, THRU 
1 J2     
1 L5 MURATA INDUCTOR 2.2NH 500MA 0603 
2 L1 L4 MURATA INDUCTOR 3.3NH 300MA 0402 
2 L2-3 MURATA INDUCTOR 4.7NH 750MA 0402 
1 TP   MOUNTING HOLE FOR #4 SCREW 
1 U2 MAXIM IC RS232 2.5V IEC ESD 20-SSOP 
1 U1   MC13213 SIP 
1 RS1   SMD Fuses .5A 13.2V 40A Imax 
11 
R7-11 R14-18 
R28 PANASONIC RES, 0 OHM, 1/10W, 5%, 0603 
4 R12 R26-27 R32 PANASONIC RES, 10K, 1/10W, 1%, 0603 
1 R24 PANASONIC RES, 10K, 1/10W, 5%, 0603 
6 R1-6 PANASONIC RES., 220 OHM, 0603, 5% 
1 R33 PANASONIC RES 27 OHM 1/16W 5% 0603 
1 R25 PANASONIC RES, 470K, 1/10W, 5%, 0603 
1 R29 PANASONIC RES, 4.7K , 1/10W, 5%, 0603 
7 R13 R19-23 R30   NOT INSTALLED 0603 
5 S1-5 PANASONIC SWITCH, TACT, 2LEAD 3X6MM 
1 U8 
National 
Semiconductor IC LDO REG 1A 3.3V TO-252 
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1 U6 NEC IC SWITCH SPDT 6-MINIMOLD 
1 X1 ECS INC XTL, 16.0000 MHz, 50ppm, SERIES, SMD, CSM-7 
 
 
Additional details about creation and the evaluation of the Bill of Materials may be found 
in our description of the building process. 
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Section II: Building Process
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The building process for this design consisted of five major phases: Revisions to the 
selected conceptual design, creation of a functional schematic using PowerLogic, layout 
of the printed circuit board (PCB) using PowerPCB, part ordering and PCB fabrication, 
and finally part placement. 
 
Revisions to Selected Conceptual Design 
The first step that was the design team underwent was to meet with our industry sponsor, 
Attero Tech, and come to a mutual agreement on the parts that were to be used in the 
design.  Figure 15, shown below, is the conceptual design created during the first 
semester of the project. 
  
 
Figure 15 – Selected Conceptual Design From First Semester 
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This schematic was revised by eliminating parts that were unnecessary for Attero’s needs 
and by adding parts to help solve potential problems.  The following is a list of the 
changes that were made to the schematic in Figure 15 
• Speaker eliminated 
• Number of pins in the I/O header reduced from 26 to 14 
• Switches changed from four pin to a two pin configuration 
• Pull up resistors added to switches one through four 
• Jumper removed from the RS-232 connection to the MC13213 
• Crystal changed to a part that available in house for Attero Tech 
• Power Network Changes 
o Low Dropout Regulator removed 
o V_USB removed and replaced with V_UART 
o 12 pin Knitter switch replaced with a 3 pin jumper for purpose of selecting 
between AC power and batteries 
 
With these revisions made to the old design, in figure 15, the new schematic became the 
one shown in figure 16.  The next step in the building process was to create a functional 
schematic using PowerLogic. 
 
Creation of a Functional Schematic Using PowerLogic 
PowerLogic is schematic capture software developed by Mentor Graphics.  This software 
is intended to be a front-end environment that is combined with PowerPCB, a PCB layout 
and design utility.  PowerPCB will be discussed in a later section PCB Layout using 
PowerPCB. 
 
Creating a functional schematic in PowerLogic involves the following steps: Creation of 
CAE decals for parts, assign attributes to parts, add parts to schematic, and make 
connections between the parts in the schematic.  Each of these will now be discussed in 
more detail for clarity.   
 
Create CAE decal: 
The CAE decal is what shows up when a part is added to the schematic.  A CAE decal is 
a graphical representation of an integrated circuit component.  Every pin assigned to a 
CAE decal can be named and numbered to correctly represent the physical part.  The size 
and shape of the CAE decal has no bearing on the PCB footprint used by PowerPCB so 
therefore is completely arbitrary.  
 
Assign Attributes to Parts: 
The purpose of adding attributes in PowerLogic is so that a part can be identified by its 
manufacturer, part number, author, and value.  These details are important for several 
reasons, but the main being that a bill of materials (BOM) can be directly created from 
the part numbers listed in the attributes of each part listed on the schematic.  The BOM 
allows anyone to quickly identify what parts are being used in the project and also 
provides a reference for ordering parts to fabricate the design.
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Add Parts to Schematic: 
Once a CAE decal is created, it can then be placed in the schematic.  The placement of 
parts in the schematic is completely arbitrary and has no bearing on the layout for the 
PCB.  The main goal of the placement of the parts in PowerLogic is to provide a clear 
representation of the design.  For example, parts that are connected in the design should 
be placed close to each other to reduce the confusion of overlapping wires. 
 
Connect Parts: 
Once the parts are placed on the schematic, the last step is to connect the parts together so 
that the functionality of the design is met.  After all the connections are made, the 
functional schematic can then be exported to PowerPCB.  The functional schematic for 
our design is shown below in figure 16. 
  
 
 
Figure 16 – Functional Schematic Created in PowerLogic
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PCB Layout Using PowerPCB 
PowerPCB takes the schematic capture designed in PowerLogic (refer to section Creation 
of Functional Schematic Using PowerLogic) and converts it to a physical design.  This 
physical design is in the form of Gerber files that are used to fabricate the PCB.  There 
are several advantages of implementing this design using a printed circuit board.  One 
advantage is the size of the design.  Parts implemented in a PCB design are smaller and 
take up less space.  Another advantage of using a PCB is the ability to mass produce a 
design in a small amount of time.  PCBs are also a more rigorous due to the fact that 
traces are embedded inside the board making connection breaks nearly impossible. 
 
Before creating a working PCB layout all of the parts represented in the functional 
schematic must have a PCB foot print.  The PCB foot print is the mechanical 
representation of the actual part to be used in the end design.  For most cases, a 
mechanical drawing of the part can be obtained from the part manufacture’s data sheet.  
 
After all of the parts have been associated with a foot print, the next step is to export the 
schematic into PowerPCB.  An important thing to note is that when the parts are exported 
they are dropped on a single coordinate and should be auto dispersed so that it is easier to 
place the components in a logical location.  
 
It is also important to define trace widths for all of the connections.  The default trace 
width may not be wide enough to carry the amount of current that the board needs to 
operate. In addition to this, power and ground traces should be the widest traces on the 
board.  In this design, different power sources were color coded to minimize confusion 
and easily label the voltage supply to all of circuit components.   
 
The benefit of PADS is the synchronization of PowerLogic and PowerPCB.  This feature 
allows the user to select a component network in the functional schematic and then view 
the selected components in PowerPCB.  This made laying out the board much easier 
since the functional schematic was easier to read.   
 
The goal in the PCB layout is to group components together in a way that minimizes the 
amount of vias and length of traces.  By shortening these traces, the attenuation of the 
signal is reduced.  Furthermore, signals in an embedded system do not operate well when 
the trace routing causes a sharp direction change.  For example, a trace that makes a right 
angle would not function as well as series of forty-five degree angles.  
 
For this design a two layer board was required.  Having two layers would allow for a 
cheaper design and also more freedom when routing board signals. Figure 17 shows the 
top layer for the PCB Design while Figure 18 shows the bottom layer. 
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Figure 17 – Top Layer 
 
 
Figure 18 – Bottom Layer 
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Another luxury of doing a PCB is design verification.  PowerPCB will test the PCB 
design for shorts, misconnects, incorrect spacing and undersized trace widths.  This is 
very beneficial when small parts can be easily over looked.  
 
The Final step before sending off the board is to flood the PCB with copper.  This is done 
to provide a good ground plane for all of the components. Figure 19 shows the Finalized 
PCB design with the ground plane layer turned off 
 
 
Figure 19 – Finalized PCB layout 
 
Part Ordering and PCB Fabrication  
Once the layout of the PCB is complete the next step is to order the parts and fabricate 
the PCB.   
 
Ordering Parts: 
Parts are ordered from the BOM that is created in PowerLogic.  Most of the parts that 
were used in this design were ordered from DigiKey.  Parts that were available in house 
at Attero Tech were used whenever possible. 
 
PCB Fabrication: 
The fabrication of the PCB is done by the using Gerber files that are created in 
PowerPCB.  These files were sent from Attero Tech to Advanced Circuits where the PCB 
was fabricated and sent back to Attero Tech. 
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Part Placement 
Once the parts and PCB arrived at Attero Tech, the parts were soldered to the PCB.  The 
PCB with parts placed on it is shown in figure 20. 
 
 
Figure 20 – Finished Design with Parts Placed
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Section IV: Evaluation and Recommendations
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Evaluation 
The performance of this design met and in some cases exceeded the requirements set 
forth at the beginning stages of this project.  The following is a summary of the 
requirements set forth by Attero Tech as well as a summary of the performance of the 
design based on the given requirements. 
 
Requirements Expected Performance Actual Performance
Baud Rate min of 19,200 baud 57,600 baud
Range min of 50 ft through 1 wall approx 75 ft through 6 
walls
 
 
In addition to the requirements listed above, the design also communicated bi-
directionally, utilized the IEEE 802.15.4 communications protocol, and was implemented 
on a two layer PCB. 
 
Recommendations 
Although the design worked to the specifications required, a few recommendations can 
be made to improve the design.  One example is the addition of a low-noise amplifier 
(LNA) to the RX network.  Adding a LNA will boost the transmitted signal through the 
antenna improving the range of the system. 
 
Another consideration is to remove unnecessary switches and LEDs that are not needed 
in specific applications.  This will help reduce the cost and size of the board.  The size of 
the board could also be reduced by eliminating the non-installed resistor pads.  Since 
these pads did not prove useful in this design it is recommended that they are removed.  
The crystal used in this design could be changed to a smaller part which would also 
greatly reduce the size of the board.   
 
It is also recommended that the crystal be changed to a part that uses less capacitance 
across the input rails to the MC13213.  The capacitance is currently at 36 pF while the 
MC13213 is only rated at 18 pF.  Fortunately, the design functionality was not 
compromised, but it is recommended that this condition be changed to the specifications 
of the MC13213. 
 
The EEPROM used in this design was 512 KB which was more than enough space to run 
desired applications.  Another recommendation is that the size of the EEPROM could be 
reduced to reduce cost.
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Conclusion
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Possible Applications: 
 
The 802.15.4 standard was designed so an industry standard would exist in wireless 
communications for low-bandwidth personal area networks (PANs).  The standard was 
developed in such a way that the communications within the PAN would use very little 
power so that a remote could be powered for a long time by a portable power source, 
such as a battery. 
 
Following this standard, this makes our device optimal for a low-bandwidth, low-battery 
use situation where wireless communications are required, even with some physical 
barriers present.  Some possible remote applications of our design might include: 
 
• Home Audio Remote Control 
• Home Video Remote Control 
• Wireless Keyboard 
• Wireless Mouse 
• Wireless Computer Slide Presenter 
• Wireless Shower/Bathtub Controls 
iPod Remote Control 
 
Conclusion: 
 
Through the help of our Advisor, Dr. Thompson, Attero Tech, and collaboration between 
the Senior Design team members, we have completed our Senior Design project.  In order 
to complete this project, we needed to use our practical knowledge of material from many 
of our classes, including Signals and Systems, Circuit Analysis, Analog Circuits, 
Electronic Analysis and Design, Computer Design and Prototyping, Communication 
Systems, Digital System Processing, RF Design, and Electromagnetics.  By using our 
knowledge, we created a design that meets and exceeds Attero Tech’s desired RF Wire 
Replacement Requirements. 
 
In our first semester, we spent time researching, discussing, and evaluating different ways 
that the wire replacement could be implemented in our final design project.  After we 
determined which design to use, we developed a functional schematic that was 
compatible with Attero Tech’s PADS software, and completed a board review.  Then, we 
revised the design to respond to Attero’s design concerns.  Once our board design was 
found to be adequate by Attero, we sent the board design to a manufacturer who made the 
board.  When we received the boards in the mail, with the help of Attero Tech we placed 
the components on the board.  We then performed a series of tests on the board to verify 
that our design met Attero Tech’s requirements. 
 
Our design is now complete.  A feature of our design is that it can be re-used as-is in 
many of Attero Tech’s applications.  This would allow Attero Tech to easily provide a 
cost-effective solution to it’s customers in cases where wireless communication is 
necessary. 
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In completing this design, the design team was challenged in a way that allowed us to 
build practical knowledge upon our theoretical, classroom knowledge.  Additionally, we 
gained first-hand experience in an actual, hands-on engineering situation.  Finally, and 
most importantly of all, we developed an innovative, operational hardware solution for an 
engineering company that is re-usable in different designs for many years to come.
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